
17
FN1547.8
October 29, 2007
Timing Diagrams
FIGURE 14. WRITE-CYCLE TIMING WAVEFORMS
FIGURE 15. READ-CYCLE TIMING WAVEFORMS
5
A
5
I
2
3
4
C
MOSI
CE
SCK
W/R
A6
A0
D7O
D6O
D1N
DON
12
11
8
A
5
7
8
2
C
I
4
3
MOSI
MISO
CE
SCK
W/R
A6
A0
D7O
D6O
DIN
DON
System Diagrams
NOTE: Example of a system in which power is always on. Clock circuit driven by line input frequency.
FIGURE 16. POWER-ON ALWAYS SYSTEM DIAGRAM
VDD
IRQ
CDP68HC05C8B
RESET
PORT
SCK
MOSI
MISO
POR
VDD
INT
VSYS
LINE
CDP68HC68T1
CE
VBATT
CPUR
SCK
MOSI
MISO
XTAL IN
BRIDGE
REGULATOR
VDD
AC
LINE
CDP68HC68T1